

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

1300 I STREET, N.W.

WASHINGTON, DC 20005-3315

jc692 U.S. PTO
03/10/00

ATLANTA
404•653•6400
PALO ALTO
650•849•6600

202•408•4000
FACSIMILE 202•408•4400

WRITER'S DIRECT DIAL NUMBER:

(202) 408-4024

TOKYO
011•813•3431•6943
BRUSSELS
011•322•646•0353

March 10, 2000

ATTORNEY DOCKET NO.: 03180.0248

**Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231**

jc690 U.S. PTO
09/522594
03/10/00

New U.S. Patent Application

Title: SEMICONDUCTOR DEVICE WITH FUSE AND METHOD OF
MANUFACTURING SAME

Inventor(s): Sadayuki MORI and Toshifumi MINAMI

Sir:

We enclose the following papers for filing in the United States Patent and Trademark Office in connection with the above patent application.

1. A check for \$892.00 representing a \$852.00 filing fee and \$40.00 for recording the Assignment.
2. Application - 19 pages, including 3 independent claims and 29 claims total.
3. Drawings - 16 sheets of formal drawings containing 40 figures.
4. Declaration and Power of Attorney.
5. Recordation Form Cover Sheet and Assignment to KABUSHIKI KAISHA TOSHIBA.
6. Certified copy of Japanese Application No. P11-67513, filed March 12, 1999.

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.
Assistant Commissioner for Patents
March 10, 2000
Page 2

7. Information Disclosure Statement and Information Disclosure Citation,
PTO 1449 with 2 documents attached.

Applicants claim the right to priority based on Japanese Application No. P11-67513, filed March 12, 1999.

Please accord this application a serial number and filing date and record and return the Assignment to the undersigned.

The Commissioner is hereby authorized to charge any additional filing fees due and any other fees due under 37 C.F.R. § 1.16 or § 1.17 during the pendency of this application to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,
GARRETT & DUNNER, L.L.P.

By:


Richard V. Burguijan
Reg. No. 31,744

RVB/FPD/rgm
Enclosures

SEMICONDUCTOR DEVICE WITH FUSE AND METHOD OF MANUFACTURING
SAME

CROSS REFERENCE TO RELATED APPLICATIONS

5 The subject application is related to subject matter disclosed in Japanese Patent Application No. Hei 11-67513 filed on March 12, 1999 in Japan to which the subject application claims priority under the Paris Convention and which is incorporated herein by reference.

10 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor device such as a DRAM or an SRAM having a redundancy circuit, a semiconductor integrated circuit having a redundancy circuit, and a method of manufacturing a semiconductor device having a redundancy circuit.

15 In particular, the present invention relates to the structure of a fuse to be blown by a laser beam to realize a relief function.

2. Description of the Related Art

Some semiconductor integrated circuits are provided with a redundancy function to cover a defective part. The redundancy function is realized by a redundancy circuit. The redundancy circuit in a DRAM or an SRAM replaces defective memory cells with redundant memory cells that arranged in a memory cell matrix. To generate a signal for replacing defective memory cells with redundant memory cells, fuses related to the redundancy circuit are blown by laser beams.

25 Figure 1A is a partly-cut top view showing fuses according to a prior art, Fig. 1B is a sectional view taken along a line I-I of Fig. 1A, and Fig. 1C is a sectional view taken along a line II-II of Fig. 1A. To guide a laser beam for blowing a required fuse 2, an opening 4 is formed in a polyimide film 1. Each fuse 2 runs across the opening 4. Peripheral circuits including a redundancy circuit related to the fuses 2 are arranged around the opening 4. In 30 Fig. 1B, each fuse 2 is formed on an insulating layer 9. On the fuse 2, a passivation layer 7 is formed. Under the opening 4, there are only the fuses 2, and no connection parts such as plugs or wiring are present under the opening 4. In Fig. 1C, a given fuse 2 is cut by irradiating it with a laser beam. The laser beam forms a blown part 5 to disconnect the fuse 2, when replacing a defective line with a redundant line.

35 According to the prior art, a pitch between adjacent fuses is determined by the diameter of a laser beam to blow each fuse, and therefore, an only way to reduce an area where the fuses are formed is to reduce the diameter of a laser beam. According to the prior art, each fuse involves circuits including a redundancy circuit at both ends of the fuse, and

therefore, the periphery of the opening 4 for the fuses is crowded with such circuits to hinder miniaturization.

SUMMARY OF THE INVENTION

5 An object of the present invention is to provide a semiconductor device having a small fuse area with fuses densely arranged therein and peripheral circuits arranged on one side thereof.

Another object of the present invention is to provide a semiconductor integrated circuit having small fuses and fuse-related circuits on one side of each fuse.

10 Still another object of the present invention is to provide a method of manufacturing a semiconductor integrated circuit having small fuses and fuse-related circuits on one side of each fuse.

In order to accomplish the objects, a first aspect of the present invention provides a 15 semiconductor device having a first conductor, a columnar second conductor having a bottom face that is in contact with a top face of the first conductor, a first insulating film for covering the first and second conductors, a linear third conductor formed on the first insulating film and having an end whose bottom face is in contact with a top face of the second conductor, and a second insulating film for covering the third conductor and first insulating film and having a thin area over the second conductor.

20 The thin area corresponds to an opening for guiding a laser beam and is formed by removing a polyimide film or by thinning a passivation film so that a fuse including the second and third conductors may easily be blown by a laser beam. This structure provides the following effects when a laser beam is emitted toward a contact face between the second and third conductors:

25 (1) The wavelength of the laser beam is set to the light absorbing band of the third conductor so that only the third conductor may be heated and blown without damaging the other conductors. To also blow the second conductor, the same material may be used for the second and third conductors, or the wavelength of the laser beam may be adjusted.

(2) The second and third conductors block the laser beam to reach the first 30 conductor, thereby preventing the heating or damaging of the first conductor.

(3) The second conductor absorbs heat from the insulating films, to heat the second conductor itself. This makes the removing of the second conductor easier and suppresses the heating and damaging of the first conductor.

(4) The second conductor may be made from a material having low heat 35 conductivity, or may be shaped to show large heat resistance, to suppress heat conduction in the second conductor. This may prevent the heating and damaging of the first conductor even if the temperature of the third conductor is increased. The material having low heat conductivity is, for example, tungsten, titanium, tantalum, and silicon. The second

conductor may include a plurality of plugs having a laminated structure, or may have a shape of large aspect ratio. If the first conductor must be removed also, the first conductor may be made of a material having high heat conductivity, such as aluminum and copper.

(5) The second conductor may be made of a material having high melting and
5 boiling points, to prevent the deformation of the second conductor and keep the shape of the first conductor. The material having high melting and boiling points is, for example, tungsten, titanium, tantalum, and silicon. To remove the second and first conductors, the material may be aluminum.

(6) After a shot of laser beam, the first insulating film secures an insulating
10 distance corresponding to the length of the second conductor between a cut face of the third conductor and the first conductor.

The first to third conductors form a folded structure with the second conductor (plug) serving as a joint. This structure enables peripheral circuits including a redundancy circuit related to the first to third conductors to be arranged on one side thereof, thereby
15 minimizing the semiconductor device. The fuse, which includes the second and third conductors, is easy to blow by irradiating a contact face between the second and third conductors with a laser beam. Since the fuse needs a small space, a plurality of fuses may be arranged in two rows. In this case, peripheral circuits related to the fuses are arranged on one side of each row. The fuses in two rows may be zigzagged, to reduce an area where the
20 fuses are arranged.

When a fuse in the semiconductor device of the first aspect is blown, the first conductor under the first insulating film is exposed as a fourth conductor, and a cut face of the third conductor under the second insulating film is exposed as a sixth conductor, which is properly isolated from the fourth conductor. Below the thin area of the second insulating
25 film, the first insulating film has an opening to expose the fourth conductor. Above the opening of the first insulating film, the second insulating film has an opening to expose the sixth conductor. Consequently, a distance corresponding to the length of the second conductor is secured as an isolation distance between the fourth and sixth conductors.

According to the first aspect, the fuse is mainly made of aluminum or copper. The
30 aluminum has low melting and boiling points, and therefore, is blown at a low temperature. The copper has low electric resistance to form a thin fuse having a small volume to be blown.

A second aspect of the present invention provides a semiconductor integrated circuit having a latch circuit and first and second fuses arranged on a semiconductor substrate. The latch circuit holds data in response to a voltage applied to an input terminal. The first fuse has a first terminal connected to the input terminal of the latch circuit and is blown by a laser beam. The second fuse is formed under the first fuse and has a first terminal connected to a second terminal of the first fuse and a second terminal set at a predetermined voltage. The first fuse corresponds to the first or third conductor of the first aspect, and the second fuse

corresponds to the second conductor. The fuses are properly blown by a laser beam.

A third aspect of the present invention provides a method of manufacturing a semiconductor device, having the steps of forming a first conductor, forming a first insulating layer and a columnar second conductor on the first conductor, forming a linear third conductor on the second conductor and first insulating film, forming a second insulating film over the third conductor and first insulating film, forming a thin area in the second insulating film over the second conductor, testing whether or not the first and second conductors must be disconnected from each other, and if they must be disconnected from each other, emitting a laser beam toward a contact face between the first and second conductors. The third aspect is capable of employing standard multilayer processes to form the second and third conductors serving as fuses.

Other and further objects and features of the present invention will become obvious upon an understanding of the illustrative embodiments about to be described in connection with the accompanying drawings or will be indicated in the appended claims, and various advantages not referred to herein will occur to one skilled in the art upon employing of the invention in practice.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1A to 1C show fuses in a semiconductor device according to a prior art;

Figs. 2A to 2C show fuses in a semiconductor device according to a first embodiment of the present invention;

Figs. 3A to 3C show the steps of manufacturing the semiconductor device of the first embodiment;

Fig. 4 shows an arrangement of fuses and latch circuits according to the first embodiment;

Fig. 5 shows a semiconductor integrated circuit according to the first embodiment;

Figs. 6A to 9B show various forms of blown fuses according to the first embodiment;

Figs. 10A to 10C show fuses in a semiconductor device according to a second embodiment of the present invention;

Figs. 11A to 11C show the steps of manufacturing the semiconductor device of the second embodiment;

Figs. 12A to 12C show fuses in a semiconductor device according to a third embodiment of the present invention;

Figs. 13A to 13C show fuses in a semiconductor device according to a fourth embodiment of the present invention;

Figs. 14A to 14C show fuses in a semiconductor device according to a fifth embodiment of the present invention;

Figs. 15A to 15C show fuses in a semiconductor device according to a sixth embodiment of the present invention; and

Figs. 16A to 16C show fuses in a semiconductor device according to a seventh embodiment of the present invention.

5

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the 10 description of the same or similar parts and elements will be omitted or simplified.

Generally and as it is conventional in the representation of semiconductor devices, it will be appreciated that the various drawings are not drawn to scale from one figure to another nor inside a given figure, and in particular, that the layer thicknesses are arbitrarily drawn for facilitating the reading of the drawings.

15

First embodiment

Figures 2A to 2C show fuses in a semiconductor device according to the first embodiment of the present invention, in which Fig. 2A is a top view partly cut to show parts positions, Fig. 2B is a sectional view taken along a line I-I of Fig. 2A, and Fig. 2C is a 20 sectional view taken along a line II-II of Fig. 2A. Upper fuses 22 are selectively blown by a laser beam. Each upper fuse 22 has an end whose bottom face is in contact with a top face of a middle fuse 3. The middle fuse 3 has a bottom face that is in contact with a top face of a lower fuse 6. A passivation film 7 has a thin area over the upper fuses 22. On the passivation film 7, a polyimide film 1 is formed. The polyimide film 1 has an opening over 25 the middle fuses 3. Each set of the upper fuse 22, middle fuse 3, and lower fuse 6 forms a folded fuse having a folded structure. In the following, the fuse with such folded structure is called the folded fuse. The folded fuses are arranged in two parallel rows.

Figure 2B shows one of the folded fuses that is not blown. The folded fuse includes an interlayer insulating film 11, the lower fuse (wire) 6 formed on the insulating film 30 11, an insulating film 10 formed between wire 6 of the left side in the figure and wire 6 of the right side, an interlayer insulating film 9 formed on the lower wire 6 and insulating film 10, the middle fuse (tungsten plug) 3 formed on the lower wire 6 through the insulating film 9, the upper fuse (wire) 22 formed on the insulating film 9 and plug 3, an insulating film 8 formed around the upper wire 22, the passivation film 7 formed on the upper wire 22 and insulating film 8 and having the thin area, and the polyimide film 1 formed on the passivation film 7 and having the opening 4. The upper wire 22 is made of, for example, aluminum and is electrically connected to the lower wire 6 through the plug 3. The lower wire 6 is made of, for example, tungsten. The folded fuse including the upper wire 22, plug 3, and lower

wire 6 is folded at the plug 3.

Figure 2C shows one of the folded fuses blown by a laser beam. A blown part 5 is formed in the insulating films 7, 8, and 9. The upper wire 22 cut by the laser beam forms a cut wire 21, which is exposed at an upper part of the blown part 5. The lower wire 6 is exposed at the bottom of the blown part 5 and is disconnected from the cut wire 21. The plug 3 was blown and disappeared, to expose a side face of the insulating film 9. The cut wire 21 and disappeared plug 3 ensure isolation between two terminals of the folded fuse.

A method of manufacturing the semiconductor device of the first embodiment will be explained.

10 (1) An interlayer insulating film 11 is formed by chemical vapor deposition (CVD), and the surface thereof is leveled by chemical mechanical polishing (CMP).

(2) In Fig. 3A, a tungsten film is formed to about 55 nm thick by physical vapor deposition (PVD) or CVD and is patterned into lower wires 6 each of about 500 nm wide. A pitch between adjacent wires 6 must be greater than the radius of a laser beam used to blow 15 a fuse. If the diameter of a laser beam is 1.5 μm , the pitch will be 2 μm or larger.

(3) A silicon oxide film that serves as an insulating film 10 around the wires 6 and an interlayer insulating film 9 are formed to about 400 nm thick by CVD, and the surface of the film 9 is leveled by CMP.

20 (4) Square via holes each having a side length of 200 nm are formed through the insulating film 9 by reactive ion etching (RIE).

(5) A tungsten film is formed by CVD to fill the via holes. The tungsten film on the insulating film 9 is removed by CMP, to complete plugs 3 as shown in Fig. 3B.

(6) An aluminum film is formed to about 300 nm thick by PVD and is patterned into upper wires 22. The width of each wire 22 and a pitch between adjacent wires 22 are 25 the same as those of the lower wires 6.

(7) A phosphorus glass film and a silicon nitride film are laminated by plasma CVD, to form an insulating film 8 around the wires 22 and a passivation film 7 over the wires 22. A polyimide film 1 is coated as shown in Fig. 3C.

30 (8) RIE is used to continuously form an opening 4 in the polyimide film 1 and a thin area in the passivation film 7. The thickness of the thin area is in the range of 100 nm to 500 nm. If the thickness is thinner than this range, it deteriorates the reliability of the upper wires 22, and if it is thicker than the range, it elongates a hole to be blown by a laser beam to increase the energy of the laser beam. The width of the opening 4 is about 7 μm to allow two shots of laser beam in the opening 4 in the width direction. The width of the 35 opening 4 is dependent on the thickness of the polyimide film 1. If the film 1 is thick, the opening 4 must be wide.

(9) A test is carried out to determine whether or not any of the folded fuses must be blown.

(10) Any folded fuse that must be blown is irradiated with a laser beam. The laser beam is emitted from a laser trimmer toward a contact face between the upper wire 22 and the plug 3 of the folded fuse. The laser beam may have a diameter of about 3 μm , energy of 0.5 $\mu\text{J}/\text{shot}$ to 2 $\mu\text{J}/\text{shot}$, and a wavelength above depending on the absorption band of aluminum that makes the upper wire 22. The laser beam of this wavelength may efficiently heat and evaporate the target upper wire 22, to form a blown part 5 as shown in Fig. 2C to disconnect the upper wire 22 from the lower wire 6. The radius of the plug 3 is quite smaller than that of the blown part 5, and therefore, the folded fuses may be blown at the intervals of the radius of the blown part 5. When blown, the plug 3 is completely removed from the via hole due to heat shock, and therefore, the insulating film 9 secures isolation between the upper wire 22 and the lower wire 6. By blowing any folded fuse, a corresponding defective bit line is replaced with a redundant bit line.

According to the first embodiment, the folded fuses are arranged in two rows, to halve the long side of the opening 4 compared with the prior art with a conventional laser beam diameter. According to the first embodiment, no folded fuse crosses the opening 4 and circuits related to the fuses are arranged along one side of the opening 4, to minimize the size of the semiconductor device. Since the lower wires 6 are present under the upper wires 22, the insulating layer 9 is protected from dishing by CMP.

Figure 4 shows an arrangement of folded fuses and latch circuits according to the first embodiment. Each folded fuse has an upper fuse 22, a middle fuse 3, and a lower fuse 6 that are connected in series. Insulating films around the fuses are not shown in Fig. 4. The upper fuses 22 and 21 and lower fuses 6 are connected to the latch circuits 30 to 33. Each latch circuit holds high or low potential according to whether or not the corresponding folded fuse is blown. The latch circuit 30 to 33 are formed on the semiconductor substrate and are not boxy. In Figure 4, the latch circuit 30 to 33 are typically expressed in boxes. The folded fuses are arranged inside the opening 4 and the latch circuits are arranged outside the same. Each row of folded fuses involves a row of latch circuits along the outer side of the row of folded fuses. This arrangement is possible because each folded fuse has a folded structure. The folded fuse connected to the latch circuit 32 is blown. Namely, a part of the upper fuse and the middle fuse of this folded fuse are blown to disconnect the fuse. As a result, the latch circuit 32 holds different potential from the latch circuits 30, 31, and 33.

Figure 5 shows a semiconductor integrated circuit according to the first embodiment. This circuit is a memory. Memory cells 39 are connected to a word line 37, to form a memory cell array 41. Memory cells 39 connected to a redundant word line 38 form a redundant memory cell array 42, i.e., a redundant circuit. The redundant circuit may be made of redundant word lines, or redundant bit lines, or a combination of redundant word and bit lines.

Each word line 37 is connected to a driver 35, which is connected to a row decoder

34. Each driver 35 receives a select signal from the row decoder 34 and provides a control voltage to the word line 37, to read or write the memory cells 39. Each driver 35 is connected to a latch circuit 30. The latch circuit 30 is connected to an upper fuse 22, a middle fuse 3, and a lower fuse 6 in series. The fuses 22, 3, and 6 form a folded fuse.

5 The redundant word line 38 is connected to a redundancy circuit 36, which is connected to the row decoder 34. The redundancy circuit 36 is connected to latch circuits 31 to 33. The latch circuits 31 and 33 have each an upper fuse 22, a middle fuse 3, and a lower fuse 6 that are connected in series to form a folded fuse.

10 A defect 40 occurs on one of the word lines 37, which is replaced with the redundant word line 38. To achieve this, a folded fuse in the driver 35 of the defective word line 37 is blown to remove the defective word line 37 from the memory cell array. More precisely, a part of the upper fuse 22 and the middle fuse 3 are blown in the driver 35 of the defective word line 37. As a result, the output of the driver 35 in question is fixed at a disabled level so that the defective word line 37 may not be selected. Thereafter, the redundant word line 15 38 is activated. Namely, folded fuses in the redundancy circuit 36 are properly blown to adjust the address of the redundant word line 38 to that of the defective word line 37. In this example, a part of the upper fuse 21 and the middle fuse 3 connected to the latch circuit 32 are blown. As a result, the defective word line 37 is replaced with the redundant word line 38.

20 Figures 6A and 6B show an example of a blown shape of the folded fuse in the semiconductor device of the first embodiment. The middle fuse 3 is left as it is and a part of the upper fuse 22 is blown. This shape is effective to disconnect the folded fuse and is achievable by lowering the energy of a laser beam not to blow the middle fuse 3, or by thinning the thin area of the passivation film 7 so that the upper fuse 22 is blown with low energy, or by thinning the upper fuse 22 itself.

25 Figures 7A and 7B show another example of a blown shape of the folded fuse in the semiconductor device of the first embodiment. The insulating films 8 and 9 are left, and only a part of the upper fuse 22 and the middle fuse 3 are blown. This shape is effective to disconnect the folded fuse and is achievable by sufficiently heating the fuse before the 30 insulating films are heated. Namely, a laser beam of high energy density must be emitted for a short period. In addition, the middle fuse 3 may be made of the same material as the upper fuse 22, so that the middle fuse 3 is easily blown.

35 Figures 8A and 8B show still another example of a blown shape of the folded fuse in the semiconductor device of the first embodiment. This shape is dependent on the shape of the blown part 5 and is effective to surely disconnect the folded fuse. To achieve this shape, the insulating films 8 and 9 must sufficiently be heated by elongating a laser beam emitting period and lowering the energy density of the laser beam.

Figures 9A and 9B show still another example of a blown shape of the folded fuse in

the semiconductor device of the first embodiment. This shape is dependent on the shape of the blown part 5 and is effective to surely disconnect the folded fuse. To achieve this blown shape, the insulating films 8 to 11 must sufficiently be heated. After forming the shape of Fig. 8B with a laser beam of low energy density, the laser beam must continuously be emitted for a long time.

5 Second embodiment

Figures 10A to 10C show folded fuses in a semiconductor device according to the second embodiment of the present invention, in which Fig. 10A is a top view partly cut to show parts positions, Fig. 10B is a sectional view taken along a line I-I of Fig. 10A, and Fig. 10C is a sectional view taken along a line II-II of Fig. 10A. An opening 4 for guiding a laser beam is formed in a polyimide film 1 and a passivation film 7. In the opening 4, the folded fuses are arranged in two rows. In Fig. 10B, each folded fuse includes an interlayer insulating film 14, a lower wire 6 of, for example, polysilicon formed on the insulating film 14, an insulating film 13 formed around the wire 6, an interlayer insulating film 11 formed on the wire 6 and insulating film 13, an aluminum plug 12 formed on the wire 6 through the insulating film 11, a middle wire 16 formed on the insulating film 11 and plug 12, an insulating film 10 formed around the wire 16, an interlayer insulating film 9 formed on the wire 16 and insulating film 10, an aluminum plug 3 formed on the wire 16 through the insulating film 9, an upper wire 22 formed on the plug 3 and insulating film 9, an insulating film 8 formed around the wire 22, the passivation film 7 formed on the wire 22 and insulating film 8, and the polyimide film 1 formed on the passivation film 7. The wire 22 serves as an upper fuse. The wire 6 serves as a lower fuse. The plugs 3 and 12 and middle wire 16 serve as a middle fuse. The upper, lower, and middle fuses form a folded fuse. The folded fuse is connected to a redundancy circuit such as a latch circuit. Any peripheral circuit such as the redundancy circuit related to a given folded fuse is arranged on one side of the opening 4. As shown in Fig. 10C, the plug 3 is blown to disconnect a cut upper fuse 21 (corresponding to the upper wire 22) from the plug 3, thereby replacing a defective bit line with a redundant bit line.

30 A method of manufacturing the semiconductor device of the second embodiment will be explained.

- (1) An interlayer insulating film 14 is formed by CVD, and the surface of the film 14 is leveled by CMP.
- (2) A polysilicon film is formed by CVD and is patterned into lower wires 6.
- 35 (3) An insulation film 13 around the wires 6 and interlayer insulating film 11 on the wires 6 are successively formed by CVD, and the surface of the insulating film 11 is leveled by CMP.
- (4) Via holes are formed through the insulating film 11.

- (5) An aluminum film is formed by PVD to fill the via holes, and the aluminum film on the insulating film 11 is removed by CMP, to complete plugs 12 as shown in Fig. 11A.
- (6) An aluminum film is formed by PVD and is patterned into middle wires 16.
- (7) An insulating film 10 around the wires 16 and an interlayer insulating film 9 on the wires 16 are successively formed by CVD, and the surface of the insulating film 9 is leveled by CMP.
- 5 (8) Via holes are formed through the insulating film 9.
- (9) An aluminum film is formed by PVD to fill the via holes, and the aluminum film on the insulating film 9 is removed by CMP, to complete plugs 3 as shown in Fig. 11B.
- 10 (10) An aluminum film is formed by PVD and is patterned into upper wires 22.
- (11) An insulating film 8 around the wires 22 and a passivation film 7 on the wires 22 are successively formed by CVD, and a polyimide film 1 is coated as shown in Fig. 11C.
- (12) An opening 4 is formed in the passivation film 1 as shown in Fig. 10B.
- 15 (13) A test is carried out to determine whether or not any folded fuse must be blown.
- (14) Any folded fuse that must be blown is irradiated with a laser beam. The laser beam is directed toward a contact face between the plug 3 and the wire 22 of the folded fuse, to blow the wire 22.
- In addition to the effect of the first embodiment, the second embodiment provides an effect of enabling the plugs 3 and 12 to be made from aluminum or copper. This is because the lower wire 6 is sufficiently distanced from the upper wire 22, so that the wires 6 and 22 are never short-circuited to each other when the upper wire 22 is blown. The numbers of plugs 3 and 12 and middle wire 16 between the wires 22 and 6 are optional.

25 Third embodiment

Figures 12A to 12C show fuses in a semiconductor device according to the third embodiment of the present invention, in which Fig. 12a is a top view partly cut to show parts positions, Fig. 12B is a sectional view taken along a line I-I of Fig. 12A, and Fig. 12C is a sectional view taken along a line II-II of Fig. 12A. An opening 4 is formed in a polyimide film 1 and a passivation film 7. In the opening 4, upper wires 22 of folded fuses are arranged in two rows. In Fig. 12B, an interlayer insulating film 11 and tungsten plugs 12 are formed on a semiconductor substrate 15. On the insulating film 11 and plugs 12, middle wires 16 and an insulating film 10 are formed. On the wires 16 and insulating film 10, an interlayer insulating film 9 and aluminum plugs 3 are formed. On the insulating film 9 and plugs 3, upper wires 22 and an insulating film 8 are formed. On the wires 22 and insulating film 8, the passivation film 7 and polyimide film 1 are formed. The wires 22 serve as upper fuses. Each set of the plugs 12 and 3 and middle wire 16 forms a middle fuse. Each set of the upper fuse and middle fuse forms a folded fuse. Each wire 22 is connected to the

semiconductor substrate 15 through the plug 3, middle wire 16, and plug 12. In Fig. 12C, the wire 22 on the plug 3 is blown to disconnect the wire 22 from the plug 3, thereby replacing a defective bit line with a redundant bit line.

The third embodiment is used to connect the fuses of a semiconductor device to a common potential level such as a ground potential level and provides the same effect as the second embodiment.

Fourth embodiment

Figures 13A to 13C show fuses in a semiconductor device according to the fourth embodiment of the present invention, in which Fig. 13A is a top view partly cut to show parts positions, Fig. 13B is a sectional view taken along a line I-I of Fig. 13A, and Fig. 13C is a sectional view taken along a line II-II of Fig. 13A. An opening 4 for guiding a laser beam is formed in a polyimide film 1 and a passivation film 7. Upper wires 22 are alternately as shown in Fig. 13A. A section of each folded fuse of the fourth embodiment is the same as that of the first embodiment, as is apparent from a comparison between Figs. 13B and 2B. In fig. 13C, a plug 3 is blown to disconnect the plug 3 from the wire 22, to replace a defective bit line with a redundant bit line. In addition to the effect of the first embodiment, the fourth embodiment provides an effect of reducing the short side of the opening 4.

Fifth embodiment

Figures 14A to 14C show fuses in a semiconductor device according to the fifth embodiment of the present invention, in which Fig. 14A is a top view partly cut to show parts positions, Fig. 14B is a sectional view taken along a line I-I of Fig. 14A, and Fig. 14C is a sectional view taken along a line II-II of Fig. 14A. An opening 4 is formed in a polyimide film 1 and a passivation film 7. Folded fuses are arranged in two rows in the opening 4. In each of the folded fuses, a lower wire 6 is shifted from an upper wire 22 except a part under a plug 3. The shifts between the wires 6 and 22 of the folded fuses may be to the left, or to the right, or to the right and left. A section of each folded fuse of the fifth embodiment is the same as that of the first embodiment as is apparent from a comparison between Figs. 14B and 2B. The upper wire 22 on the plug 3 in any folded fuse may be blown as shown in Fig. 14C, to disconnect the wire 22 from the plug 3, when replacing a defective bit line with a redundant bit line. In addition to the effect of the first embodiment, the fifth embodiment provides an effect of surely preventing a short circuit between the upper wire 22 and the lower wire 6 of any folded fuse after a part of the upper wire 22 is blown.

Sixth embodiment

Figures 15A to 15C show fuses in a semiconductor device according to the sixth embodiment of the present invention, in which Fig. 15A is a top view partly cut to show parts

positions, Fig. 15B is a sectional view taken along a line I-I of Fig. 15A, and Fig. 15C is a sectional view taken along a line II-II of Fig. 15A. An opening 4 is formed in a polyimide film 1 and a passivation film 7, and folded fuses are arranged in two rows. In each row, upper wires 22 are connected to plugs 3, which are linearly arranged and are connected to a lower wire 6. The lower wire 6 is linear and has a length to cover all of the plugs 3 in the corresponding row. A section of each folded fuse of the sixth embodiment is the same as that of the first embodiment as is apparent from a comparison between Figs. 15B and 2B. The upper wire 22 on the plug 3 in any folded fuse may be blown to disconnect the wire 22 from the plug 3, when replacing a defective bit line with a redundant bit line. In addition to the effect of the first embodiment, the sixth embodiment provides an effect of providing a large margin when connecting the plug 3 to the lower wire 6. Namely, the plug 3 of the sixth embodiment is easy to form.

Seventh embodiment

Figures 16A to 16C show fuses in a semiconductor device according to the seventh embodiment of the present invention, in which Fig. 16A is a top view partly cut to show parts positions, Fig. 16B is a sectional view taken along a line I-I of Fig. 16A, and Fig. 16C is a sectional view taken along a line II-II of Fig. 16A. An opening 4 is formed in a polyimide film 1 and a passivation film 7. Folded fuses are arranged in the opening 4 along one side of the opening 4, and therefore, peripheral circuits related to the folded fuses are arranged on one side of the opening 4 in the vicinity of upper wires 22. The peripheral circuits are connected to the upper wires 22 and lower wires 6. As is apparent from a comparison between Figs. 16B and 2B, a section of each folded fuse of the seventh embodiment is the same as that of the first embodiment except that the seventh embodiment involves a single row of folded fuses. In Fig. 16C, the upper wire 22 on a plug 3 of a given folded fuse is blown to disconnect the upper wire 22 from the plug 3, when replacing a defective bit line with a redundant bit line. In addition to the effect of the first embodiment, the seventh embodiment provides an effect of arranging peripheral circuits related to folded fuses on one side of the opening 4, so that the folded fuse structure, which is usually arranged in a central area of a semiconductor device, may be arranged at an end of a semiconductor device. This results in improving the degree of integration of peripheral circuits and reducing the short side of the opening 4.

Other embodiments

Various modifications will become possible for those skilled in the art after receiving the teachings of the present disclosure without departing from the scope thereof.

In the above embodiments, an upper wire of a folded fuse is provided with a single plug. Instead, each upper wire may be provided with a plurality of plugs that are arranged

in parallel with each other. In this case, the plugs related to one upper wire must be close to each other so that they are blown by a single shot of laser beam.

In the above embodiments, one end of an upper wire of a folded fuse is connected to a plug. Instead, each end of an upper wire of a folded fuse may be connected to a plug. In 5 this case, the distance between the plugs is made smaller than the diameter of a laser beam, so that the upper wire, or the upper wire and plugs are blown by a shot of laser beam. The number of plugs to be connected to the ends of an upper wire is optional.

In summary, the present invention provides a semiconductor device having small fuses arranged in two rows with peripheral circuits related to the fuses being arranged along 10 one side of the respective rows.

The present invention also provides a semiconductor integrated circuit having small fuses arranged in two rows with peripheral circuits related to the fuses being arranged along one side of the respective rows.

The present invention further provides a method of manufacturing a semiconductor 15 device having small fuses arranged in two rows with peripheral circuits related to the fuses being arranged along one side of the respective rows.

What is claimed is:

1. A semiconductor device comprising:

a first conductor;

5 a columnar second conductor having a bottom face that is in contact with a top face of the first conductor;

a first insulating film that covers the first and second conductors;

a third conductor placed on the first insulating film and having a first end whose bottom face is in contact with a top face of the second conductor; and

10 a second insulating film that covers the third conductor and first insulating film, the second insulating film having a first portion of a first thickness on the second conductor and a second portion of a second thickness on the third conductor wherein the first thickness is thinner than the second thickness.

15 2. The semiconductor device of claim 1, wherein:

a plurality of the third conductors are arranged in parallel with one another such that the first ends thereof are on a straight line.

3. The semiconductor device of claim 2, wherein:

20 each pair of the third conductors is arranged on a straight line such that the first ends of the pair face each other.

4. The semiconductor device of claim 2, wherein:

25 the third conductors are alternated on two parallel lines such that the first ends of the third conductors on one of the parallel lines oppose to the first ends of the third conductors on the other of the parallel lines.

5. The semiconductor device of claim 1, wherein:

a plurality of the second conductors are arranged along a straight line.

30

6. The semiconductor device of claim 1, wherein:

the first conductor has a wire shape.

7. The semiconductor device of claim 6, wherein:

35 the first conductor is in contact with a plurality of the second conductors.

8. The semiconductor device of claim 6, wherein:

an end of the first conductor is in contact with the second conductor; and

the first conductor is in parallel with the third conductor.

9. The semiconductor device of claim 8, wherein:
the first conductor is just under the third conductor.

5

10. The semiconductor device of claim 8, wherein the first conductor is obliquely
below the third conductor.

10 11. The semiconductor device of claim 1, wherein:
the first conductor is a semiconductor substrate.

12. The semiconductor device of claim 1, wherein:
the first conductor is set at a predetermined potential level.

15 13. The semiconductor device of claim 1, wherein:
the third conductor is set at a predetermined potential level.

14. The semiconductor device of claim 1, wherein:
the third conductor is mainly made of one of aluminum and copper.

20 15. The semiconductor device of claim 1, wherein:
the second conductor is mainly made of one of aluminum, tungsten, silicon, titanium,
tantalum, and copper.

25 16. The semiconductor device of claim 1, wherein:
the second conductor is vertically divided into regions having different main
components.

30 17. The semiconductor device of claim 1, wherein:
the first conductor is mainly made of one of aluminum, tungsten, silicon, titanium,
tantalum, and copper.

35 18. The semiconductor device of claim 1, further comprising:
a fourth conductor formed under the first insulating film below the thin area;
a columnar fifth conductor having a bottom face that is in contact with a top face of
the fourth conductor, the fifth conductor being formed below the thin area and passing
through the first insulating film; and
a sixth conductor formed on the first insulating film under the second insulating film

and separated from the fifth conductor, wherein:

the second insulating film has an opening above the fifth conductor.

19. The semiconductor device of claim 18, wherein:

5 the height of the fifth conductor is equal to the height of the second conductor.

20. The semiconductor device of claim 18, wherein:

the height of the fifth conductor is lower than the height of the second conductor.

10 21. The semiconductor device of claim 1, further comprising:

a fourth conductor formed under the first insulating film below the thin area; and

a sixth conductor formed on the first insulating film under the second insulating film and separated from the fourth conductor, wherein:

the first insulating film has an opening on the fourth conductor below the thin area;

15 and

the second insulating film has an opening above the opening of the first insulating film.

22. The semiconductor device of claim 21, wherein:

20 the opening of the first insulating film has taper angles that are small on the fourth conductor side and large on the sixth conductor side.

23. The semiconductor device of claim 1, further comprising:

a fourth conductor formed under the first insulating film; and

25 a sixth conductor formed on the first insulating film under the second insulating film and separated from the fourth conductor, wherein:

the first insulating film has an opening below the thin area; and

the second insulating film has an opening above the opening of the first insulating film.

30

24. A semiconductor integrated circuit comprising:

a latch circuit formed on a semiconductor substrate, for holding data corresponding to a voltage applied to an input terminal thereof;

35 a first fuse formed on the semiconductor substrate and having a first terminal connected to the input terminal of the latch circuit, the first fuse being blown if irradiated with a laser beam; and

a second fuse formed on the semiconductor substrate under the first fuse and having a first terminal connected to a second terminal of the first fuse and a second terminal set at a

predetermined voltage level.

25. The semiconductor integrated circuit of claim 24, further comprising:
a third fuse formed on the semiconductor substrate and having a first terminal
5 connected to a second terminal of the second fuse and a second terminal connected to the
latch circuit.
26. The semiconductor integrated circuit of claim 24, further comprising:
first memory cells formed on the semiconductor substrate;
10 second memory cells formed on the semiconductor substrate;
a first line formed on the semiconductor substrate and connected to the first memory
cells;
a second line formed on the semiconductor substrate and connected to the second
memory cells;
15 a decoder formed on the semiconductor substrate and having a first output terminal
for providing a signal for selecting the first line and a second output terminal for providing a
signal for selecting the second line;
a driver formed on the semiconductor substrate and having an input terminal
connected to the first output terminal of the decoder, an output terminal connected to the first
20 line, for supplying a voltage to the first line according to the data stored in the latch circuit
and the signal from the decoder; and
a replacement circuit formed on the semiconductor substrate and having an input
terminal connected to the second output terminal of the decoder and an output terminal
connected to the second line, to supply a voltage to the second line according to the data
25 stored in the latch circuit and the signal from the decoder.
27. The semiconductor integrated circuit of claim 24, wherein:
the first fuse is mainly made of one of aluminum and copper.
- 30 28. The semiconductor integrated circuit of claim 24, wherein:
the second fuse is mainly made of one of aluminum, tungsten, silicon, titanium,
tantalum, and copper.
- 35 29. A method of manufacturing a semiconductor device, comprising the steps of:
forming a first insulating film and a columnar second conductor on a first conductor;
forming a third conductor on the second conductor and first insulating film;
forming a second insulating film on the third conductor and first insulating film such
that the second insulating film is thinned above the second conductor;

determining whether or not the first and second conductors must be disconnected from each other; and

emitting a laser beam toward a contact face between the first and second conductors when it is determined that the first and second conductors to be disconnected from each other.

ABSTRACT OF THE DISCLOSURE

A semiconductor device has a first conductor, a first insulating film formed on the first conductor, a columnar second conductor formed on the first conductor, and a third conductor formed on a top surface of the second columnar conductor and first insulating film. A second insulating film is formed on the third conductor and the first insulating film. The second insulating film is thinned above the second conductor. The second and third conductors form a fuse that is blown if irradiated with a laser beam. The fuse needs a small space, and a peripheral circuit related to the fuse is formed on one side of the fuse.

10




FIG.1A**FIG.1B****FIG.1C**




FIG.2A**FIG.2B****FIG.2C**

FIG.3A




FIG.3B




FIG.3C





FIG.4








FIG.6A**FIG.6B**

FIG.7A




FIG.7B




FIG.8A




FIG.8B




FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.10C




FIG.11A




FIG.11B




FIG.11C




FIG.12A




FIG.12B





FIG.12C



13/16

FIG.13A




FIG.13B





FIG.13C



14/16

FIG.14A




FIG.14B





FIG.14C



15/16

FIG.15A




FIG.15B




FIG.15C







FIG.16A**FIG.16B****FIG.16C**

Attorney Docket No. _____

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: SEMICONDUCTOR DEVICE WITH FUSE AND METHOD OF MANUFACTURING SAME

the specification of which is attached and/or was filed on _____ as United States Application Serial No. _____ or PCT International Application No. _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States, listed below and have also identified below, any foreign application(s) for patent or inventor's certificate, or any PCT International application(s) having a filing date before that of the application(s) of which priority is claimed:

Country	Application Number	Date of Filing	Priority Claimed Under 35 U.S.C. 119
Japan	P11-67513	March 12, 1999	<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO
			<input type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

Application Number	Date of Filing

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) or § 365(c) of any PCT International application(s) designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application(s) in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application(s) and the national or PCT International filing date of this application:

Application Number	Date of Filing	Status (Patented, Pending, Abandoned)

I hereby appoint the following attorney and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P., Douglas B. Henderson, Reg. No. 20,291; Ford F. Farabow, Jr., Reg. No. 20,630; Arthur S. Garrett, Reg. No. 20,338; Donald R. Dunner, Reg. No. 19,073; Brian G. Brunsvoold, Reg. No. 22,593; Tipton D. Jennings, IV, Reg. No. 20,645; Jerry D. Voight, Reg. No. 23,020; Laurence R. Heftner, Reg. No. 20,827; Kenneth E. Payne, Reg. No. 23,098; Herbert H. Mintz, Reg. No. 26,691; C. Larry O'Rourke, Reg. No. 26,014; Albert J. Santorelli, Reg. No. 22,610; Michael C. Elmer, Reg. No. 25,857; Richard H. Smith, Reg. No. 20,609; Stephen L. Peterson, Reg. No. 26,325; John M. Romary, Reg. No. 26,331; Bruce C. Zotter, Reg. No. 27,680; Dennis P. O'Reilly, Reg. No. 27,932; Allen M. Sokal, Reg. No. 26,695; Robert D. Bajefsky, Reg. No. 25,387; Richard L. Stroup, Reg. No. 28,478; David W. Hill, Reg. No. 28,220; Thomas L. Irving, Reg. No. 28,619; Charles E. Lipsey, Reg. No. 28,165; Thomas W. Winland, Reg. No. 27,605; Basil J. Lewis, Reg. No. 28,818; Martin I. Fuchs, Reg. No. 28,508; E. Robert Yoches, Reg. No. 30,120; Barry W. Graham, Reg. No. 29,924; Susan Haberman Griffen, Reg. No. 30,907; Richard B. Racine, Reg. No. 30,415; Thomas H. Jenkins, Reg. No. 30,857; Robert E. Converse, Jr., Reg. No. 27,432; Clair X. Mullen, Jr., Reg. No. 20,348; Christopher P. Foley, Reg. No. 31,354; John C. Paul, Reg. No. 30,413; Roger D. Taylor, Reg. No. 28,992; David M. Kelly, Reg. No. 30,953; Kenneth J. Meyers, Reg. No. 25,146; Carol P. Einaudi, Reg. No. 32,220; Walter Y. Boyd, Jr., Reg. No. 31,738; Steven M. Anzalone, Reg. No. 32,095; Jean B. Fordis, Reg. No. 32,984; Barbara C. McCurdy, Reg. No. 32,120; James K. Hammond, Reg. No. 31,964; Richard V. Burgujian, Reg. No. 31,744; J. Michael Jakes, Reg. No. 32,824; Dirk D. Thomas, Reg. No. 32,600; Thomas W. Banks, Reg. No. 32,719; Christopher P. Isaac, Reg. No. 32,616; Bryan C. Diner, Reg. No. 32,409; M. Paul Barker, Reg. No. 32,013; Andrew Chanho Sonu, Reg. No. 33,457; David S. Forman, Reg. No. 33,694; Vincent P. Kovalick, Reg. No. 32,867; James W. Edmondson, Reg. No. 33,871; Michael R. McGurk, Reg. No. 32,045; Joann M. Neth, Reg. No. 36,363; Gerson S. Panitch, Reg. No. 33,751; Cheri M. Taylor, Reg. No. 33,216; Charles E. Van Horn, Reg. No. 40,266; and Linda A. Wadler, Reg. No. 33,218; and _____ . Please address all correspondence to FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P. 1300 I Street, N.W., Washington, D.C. 20005, Telephone No. (202) 408-4000.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full Name of First Inventor Sadayuki MORI	Inventor's Signature Sadayuki Mori	Date March 7, 2000
Residence Yokohama-shi, Kanagawa-ken, Japan		Citizenship Japan
Post Office Address c/o Intellectual Property Division, Toshiba Corporation 1-1-1, Shibaura, Minato-ku, Tokyo, Japan		

Listing of Inventors Continued on Page 2 hereof. Yes No

565

Attorney Docket No. _____

Listing of Inventors Continued From Page 1 hereof.

Full Name of Second Inventor Toshifumi MINAMI	Inventor's Signature Toshifumi Minami	Date March 7, 2000
Residence Yokohama-shi, Kanagawa-ken, Japan	Citizenship Japan	
Post Office Address c/o Intellectual Property Division, Toshiba Corporation 1-1-1, Shibaura, Minato-ku, Tokyo, Japan		
Full Name of Third Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Fourth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Fifth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Sixth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Seventh Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Eighth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Ninth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		
Full Name of Tenth Inventor	Inventor's Signature	Date
Residence	Citizenship	
Post Office Address		